λ-geometry routing has recently received much attention due to the potential for reduced interconnect length in comparison to today's prevalent Manhattan routing. An accurate cost-benefit analysis of λ-geometry routing is impossible without good estimation of the wirelength reduction expected when switching from Manhattan to λ-geometry routing. However, in the literature, estimates of wirelength improvements achieved by λ-geometry routing are usually for randomly generated nets, and the effect of λ-geometrydriven placement on the overall wirelength improvement is not properly considered. In this paper, we improve existing estimates for the wirelength reduction of various λ-geometry interconnect architectures. First, we give more accurate estimations of the expected wirelength reduction given by λ-geometry routing on Manhattan placements. We take into account the effect of wirelength-driven Manhattan placement on pin locations for nets with k = 2, 3 and 4 pins, and observe smaller expected reductions compared to previous estimates based on nets randomly located in the plane. Second, we estimate the wirelength improvement achieved by λ-geometry placement and routing versus Manhattan placement and routing. Our estimate is based on a simulated annealing placer, driven by λ-geometry metrics. Finally, we discuss and analyze the "virtuous cycle" effect: reduction of overall wirelength results in decreased routing area, which in turn leads to further wirelength reduction.
INTRODUCTION
Because of its restrictions on routing directions, the Manhattan architecture entails significant added wirelength beyond the Euclidean optimum. Non-Manhattan routing has recently received much attention from both academia and industry ( [1, 9, 13, 14, 16] ) due to the potential for reduced interconnect length (and hence improved power consumption and timing) in comparison to today's prevalent Manhattan routing. Most attention has been devoted to λ-geometry routing, in which routing is allowed along λ > 2 orientations forming consecutive angles of π/λ. In particular, λ = 2, 3, 4 and ∞ correspond to Manhattan architecture, Y-architecture, X-architecture and Euclidean geometry, respectively.
An accurate cost-benefit analysis of λ-geometry routing is impossible without good estimation of the wirelength reduction expected when switching from Manhattan to λ-geometry routing. However, the literature contains only simplistic (and seemingly conflicting) estimates.
• For nets with 10 or more pins, experiments with both exact [12] and heuristic Steiner algorithms [2, 3, 4] suggest an average improvement between Manhattan and octilinear Steiner trees of approximately 10% when the nets are randomly generated, and even smaller improvements when nets are extracted from real VLSI designs.
• For 2-pin nets, the octilinear over Manhattan improvement is estimated to be 17.17% in [9] , respectively 14.6% in [14] . [9] and [14] assume different probability distributions over 2-pin nets: in [9] one pin is assumed to be chosen uniformly at random from an Euclidean circle centered at the other pin, while in [14] the Euclidean circle is replaced by a Manhattan circle.
• For full commercial designs placed and routed with octilinear-aware tools, [8] and [14] report wirelength improvements of 20% or more.
The previous estimates do not adequately address k-pin nets (k > 2) and the fact that nets are not randomly placed in the plane, but are rather driven by Steiner Minimal Tree (SMT) cost minimization in the prevailing geometry; the importance of this was previously mentioned in [13, 14] . Also, the effect of λ-geometry-driven placement on the overall wirelength improvement needs to be considered. Wirelength reduction achieved by λ-geometry routing is limited without such a λ-geometry-aware placer.
In this paper, we study wirelength reduction for λ-geometry routing applied to both Manhattan and λ-geometry placements. We improve existing estimates for the wirelength reduction of various interconnect architectures by taking into account the effect of wirelength-driven Manhattan or λ-geometry placements on pin locations for nets with k = 2, 3 and 4 pins. We observe smaller expected reductions compared to previous estimates based on nets randomly located in the plane. We estimate the wirelength improvement achieved by λ-geometry versus Manhattan placement and routing, using a simulated annealing placer, which is driven by λ-geometry metrics. Finally, we discuss and analyze a "virtuous cycle" effect: reduction of overall wirelength results in decreased routing area, which in turn leads to further wirelength reduction.
The remainder of this paper is organized as follows. Section 2 studies wirelength reduction for λ-geometry routing of nets from Manhattan-driven placement. Section 3 discusses the wirelength improvement achieved by λ-geometry placement and routing versus Manhattan placement and routing. The paper concludes in Section 4.
WIRELENGTH IMPROVEMENTS WITH λ-GEOMETRY ROUTING ON MANHAT-TAN PLACEMENTS
When wirelength reduction achieved by non-Manhattan routing is discussed, nets are often assumed to be randomly placed, and average wirelength reduction is computed using heuristic or exact Steiner tree algorithms. But compared with wirelength improvements for nets extracted from real VLSI designs, the above estimates are usually much larger [2, 3, 12] . One reason for this difference is that in real VLSI designs nets are not randomly placed in the plane, but are rather driven by SMT cost minimization.
In [14] , average wirelength improvement for octilinear routing is computed by an integral formula, assuming that Manhattan placers optimize only interconnect wirelength for 2-pin nets: a second point is uniformly distributed on the "rectilinear unit circle" around the first point. In this section, we extend this idea and give more accurate analysis of interconnect length reduction of different interconnect architectures, for nets with k = 2, 3 and 4 pins from Manhattan placement. Our results show smaller wirelength improvements obtained by λ-geometry routing, compared to previous estimates based on randomly generated nets. Table 1 summarizes related analysis in the literature.
2-Pin Nets
We assume a placer driven by λ-geometry metrics optimizes only interconnect wirelength for 2-pin nets. Suppose there is a 2-pin net between two components A and B. Given a location for A and an interconnect length L, B will be placed uniformly on the "λ-geometry circle" centered at A with λ-geometry radius L. For λ = 2, 3, 4 and ∞ respectively, the λ-geometry circle is a diamond, a hexagon, an octagon and a circle, as shown in Figure 1 .
Under these assumptions about the placer, the expected wirelength of a 2-pin net routed in λ -geometry can be computed using integrals. The results for λ, λ ∈ {2, 3, 4, ∞} are summarized in Table 2 ; the detailed analysis is given in the Appendix.
3-Pin Nets
We may similarly analyze the regime where all placements of a 3-pin net with the same rectilinear SMT length are equally possible. For a 3-pin net with bounding box BB, there are two possibilities: (1) canonical case: one point A is at one corner of the bounding box, and the other two points are on the two edges opposite to A; and (2) degenerated case: two points are at the two opposite corners of the bounding box, and the other point is in the bounding box.
Given a bounding box BB with half perimeter L and length
}; both of these 3-pin nets have an SMT length of L. All canonical and degenerated 3-pin nets with bounding box BB can be uniformly sampled in this way. Considering orientations of 3-pin nets, we need to multiply the wirelength of canonical nets by 4, and multiply that of degenerated nets by 2.
To uniformly sample 3-pin nets with different bounding box aspect ratios, the probability of sampling the bounding box with length x should be proportional to x(L−x).
1 Given a uniform sampling of all possible placements for a 3-pin net, the average SMT length with λ-geometry routing can be computed using the Geosteiner algorithm [12] .
4-Pin Nets
For a 4-pin net with bounding box BB, similar analysis covers three possibilities. Case 1 is the canonical case where all points are on the edges of the bounding box. Case 2 has one point A at a corner, two points on the edges opposite λ-geometry λ -geometry routing placement to A, and the fourth point in the bounding box. Case 3 has two points at two opposite corners, and the other two points in the bounding box.
Given a bounding box BB with half perimeter L and length x, 0 ≤ x ≤ L, we randomly select x1, x2, y1 and y2 such that 0 ≤ x1 ≤ x2 ≤ x and 0 ≤ y1 ≤ y2 ≤ L − x. Each combination of x1, x2, y1 and y2 specifies four canonical (Case-1) 4-pin nets (Figure 2 ), four Case-2 nets and two Case-3 nets (see Figure 3 for examples of degenerated 4-pin nets).
2 All 4-pin nets that have a bounding box with the same aspect ratio as BB can be uniformly sampled in this way.
Analogous to the 3-pin analysis, we weight the wirelengths for different cases to account for orientation: the weights for the three cases are 1, 4 and 2 respectively. To uniformly sample 4-pin nets with different bounding box aspect ratios, the probability of sampling the bounding box with length x is proportional to x 2 (L − x) 2 . Table 3 summarizes average wirelength reductions using λ-geometry routing for nets with k = 2, 3 and 4 pins from Manhattan wirelength-driven placement. The results are compared with average wirelength improvements achieved by λ-geometry routing for nets randomly picked from a square. For every λ, we observe smaller wirelength reduction for λ-geometry routing of nets from Manhattan wirelength-driven placement. In the last row of Table 3 we give the wirelength improvement expected for λ-geometry routing of a net, based on the average net degree distribution in [10, 11] . 
WIRELENGTH IMPROVEMENTS WITH λ-GEOMETRY PLACEMENT AND ROUT-ING
A λ-geometry-aware placer factors in λ-geometry wiring during placement, and results in better placements of nets when such wiring is used to route the nets. Wirelength improvement with λ-geometry routing (λ > 2) is impaired if the placer only optimizes Manhattan wiring, since the placer will poorly position the nets in the IC layout. Previous studies of routing demand using different traditional placers [5] show that for octilinear routing there is relatively little demand for the two diagonal directions. The placement tools align most circuit elements either vertically or horizontally, leaving few opportunities to exploit diagonal wiring. On the other hand, a λ-geometry-driven placer can place the nets in more locations that cost the same, which in turn opens up more positions for other nets. Therefore, the wirelength can be greatly reduced.
Estimation with a Simulated Annealing Placer
To estimate the wirelength improvement achieved by λ-geometry placement and routing versus Manhattan placement and routing, we have built a simplified placer which uses simulated annealing driven by λ-geometry wirelength estimation. The input of the placer is a simplified netlist extracted from MCNC instances, in which a list of cells is specified for each net. After a random initial placement of cells, two cells are randomly selected, and we decide whether to exchange these two cells based on the current annealing temperature and the new SMT cost with λ-geometry routing, which is computed using Geosteiner. The initial temperature of the simulated annealing algorithm is specified so that it is far larger than the standard deviation of the cost distribution [6] . For each temperature, a repeat time is specified so that the number of new states generated is on the order of 100 times the number of cells [7] . The new temperature is generated by multiplying the current temper- ature by α = 0.95, which is a relatively large α for simulated annealing [7] . For each instance and each λ-geometry metric, we run the placer 5 times, and get the best wirelength with λ-geometry placement and routing. The wirelength improvements achieved by λ-geometry placement and routing are summarized in Table 4 . In Tables 5, 6 and 7, we give total wirelengths obtained with different combinations of placement and routing for three of the testcases, C2, Balu and C7.
From the tables, we can see that square cells are not quite suitable for 3-geometry. When the placer is optimized for Manhattan wiring, the total wirelength with 3-geometry routing is usually larger than that with rectilinear routing. Moreover, wirelength improvements with 3-geometry placement and routing are relatively small compared to the wirelength improvements when λ = 4 and ∞. Therefore, hexagonal cells [9, 17] are adopted when the placer is driven by 3-geometry wirelength. The cell layout on the chip and the mesh connecting them are shown in Figure 4 . The total wirelength with 3-geometry placement and routing is improved significantly by the use of hexagonal cells. 
Analysis of the "Virtuous Cycle" Wirelength Reduction Effect
The above placer places cells within a chip that has fixed area. However, reduction of overall wirelength results in decreased routing area, which in turn leads to further wire- length reduction, creating a "virtuous cycle" effect. Consider a cluster of two-pin nets which are connected to one pin A. All other pins are uniformly located in a λ-geometry circle by a λ-geometry-aware placer. Based on the "virtuous cycle" effect, the λ-geometry circle will have an area proportional to the total routing area. For Manhattan placement and routing, suppose the pins are placed in a rectilinear circle with radius R. We have the area of the rectilinear circle, A = 2R 2 , and the total routing area, This simple analysis shows that the wirelength reduction caused by the "virtuous cycle" effect is significant, and can partly explain the large wirelength reductions reported in [8] and [14] .
CONCLUSION
In this paper, we have studied the wirelength reduction expected from λ-geometry placement and routing. We have improved existing estimates for the wirelength reduction of various interconnect architectures by taking into account the effect of Manhattan-driven placement on pin locations for nets with k = 2, 3 and 4 pins. We have estimated the wirelength improvement achieved by λ-geometry placement and routing versus Manhattan placement and routing, using a simulated annealing placer driven by λ-geometry metrics. We have also discussed and analyzed the "virtuous cycle" effect on overall wirelength.
Many questions on the estimation of wirelength improvement achieved by λ-geometry routing remain open. For example, the interaction between nets needs to be modeled to get an accurate estimation of the overall wirelength reduction. Similarly, detailed site maps and detailed routing need to be considered to determine the actual effect of the "virtuous cycle". Finding efficient optimizers and estimators of λ-geometry wirelength is another interesting open problem.
